跳到主要内容Skip to main content
SC6707 Chip-Package Underfill Epoxy — Low-CTE, High-Tg, High-Modulus for Advanced Packaging
SCITEO LAB TRUST100% Lab Tested
DISPENSING HARDWARENordson Syringe
OUTER PACKAGINGVacuum Packaging
PACKAGING30cc/syringe
Permeating the silicon matrix from the unseen

Precision Molecular Engineering

SC6707 Chip-Package Underfill Epoxy — Low-CTE, High-Tg, High-Modulus for Advanced Packaging

Chip-grade underfill. CTE <25 ppm, low shrinkage, multiple Tg grades (>150°C). Single-component, fast heat-cure, reworkable. SIP/CSP/Flip-chip compatible. Multiple viscosity/flow/color/temp variants.

Typical Application

Advanced packaging, components requiring precise CTE/Tg control, filling, sealing & bonding.

Technical Specifications
CTE below Tg
21–40 ppm/°C
Tg
90–155 °C
Cure Condition
150 °C / 10 min
Viscosity @ 25 °C
600–5000 mPa·s
* Multiple specifications are available for this series.
SCITEO Rigorous Standards: Certified via GJB150 testing by Zhenhua, CETC, and CAC, providing reliable support.

This product provides local substitution for Shanghai Zhangjiang High-Tech Park, Xi'an & Chengdu military industrial bases, and Wuxi packaging industrial cluster.

SCITEO R&D ARCHIVE

Specifications Don't Match Your Operating Conditions?

This page displays only the baseline product series. Within SCITEO's undisclosed database, we maintain extensive formulations engineered for extreme environments. Contact us directly — our application experts will deliver a precise match.

Contact Below
APPLICATION FIELDS

High Reliability Scenarios

Core positioning and partial application demonstration of this product under complex operating cycles.

SCITEO underfill for co-packaged optoelectronic chip jet dispensing

Optoelectronic Co-Packaging

SCITEO underfill epoxy for high-speed chip dispensing

High-Speed Chip Dispensing

SCITEO underfill adhesive for flip-chip dispensing

Flip-Chip Dispensing

FAQ & ENGINEERING ANSWERS

Application Engineer FAQ

SCITEO's structured answers regarding physical properties, industry standards, operating procedures, and technical specifications.

Q

What role does modulus play in packaging? Your values?

A

Chips are heterogeneous — internal stress is critical. High modulus provides rigid support to redistribute stress. Storage modulus: 8–11+ GPa across product line.

Q

Can underfill cure at low temp? Why high-temp?

A

Low-temp variants exist but sacrifice performance. Below 100°C cure, Tg, CTE, modulus, and shrinkage cannot meet advanced packaging requirements.

SCITEO Application Engineering Support

Request TDS or Consult Application Engineer

Receive product documentation and customized formulations. Please provide accurate information for verification.